Role OverviewDesign and deliver complex, custom ASICs from concept through silicon, collaborating with architecture, verification, physical design, applications, and business teams.
What You Will Do
Design and deliver complex digital blocks, develop detailed specifications, create RTL designs, optimize RTL code, implement and verify complex digital blocks, develop timing constraints, work with physical design teams, constrain and verify RISC processors, collaborate with physical design teams, work with verification engineers.
Why It Might Be a Fit
Ideal candidate is a high-aptitude engineer with strong, practical experience across the complete ASIC/SoC design lifecycle, who can solve challenging digital design problems and work well in a diverse team environment.
Requirements
- BSEE/MSEE or equivalent
- 10+ years of direct industry experience with ASIC and/or SoC design
- Proficiency in Synopsys Design Compiler and other EDA tools
- Strong understanding of digital design principles
- Familiarity with RISC architectures (e.g., ARM, MIPS)
- Excellent problem-solving skills and attention to detail
- A strong background in RTL based digital IC design using Verilog/SystemVerilog
- Proven track record of first-pass successes
- A self-starter with the ability to assume leadership roles
- Ability to work well in a diverse team environment
- Willingness to mentor junior engineers
- Experience with industry standard development tools and methodologies
]]>