Senior SoC RTL Design Engineer (remote)

Requirements

• BSEE/MSEE with 15+ years of SoC design/architecture experience
• Clock domain crossing methodologies
• Experience with RISC-V architecture
• Logic synthesis and static timing analysis
• Modeling SoC architectures with FPGAs
• RTL Design including HVLs and HDLs (SystemVerilog, Verilog)
• Scripting languages such as Python, Perl, Tcl, shell, etc.
• SoC design flow including chip-level design, block/IP design and behavioral modeling
• Strong familiarity with EDA tools
• Strong problem solving and debugging capabilities
• Third Party IP Integration experience
• Working knowledge of PCIe and DDR
• Working knowledge of standard bus protocols such as AXI/AMBA/TileLink
• Working knowledge of SoC design with Chisel (plus)
• Asynchronous logic design (plus)

Benefits

• Competitive salary
• Bonus
• Stock
• Employer paid health care
• Employer contribution to health savings account
• Flexible time off
• Flexible work location with remote options
• 401K employer match